


Serviceunterlage

(ET-Nr.: 216.238.6)

Produkt-Nr.: 035.751-7

Typ/Privileg-Nr.: VTC-CD4096

Baustein-Set



UTS-Nr.:

999

QUELLE

Best.Nr.:

0357517/01

UNIVERSUM-BAUSTEIN-SET

GKz: WGT: G GERAET

KD-Sektor:

653 STEREO-EINZELBAUST. , BAUSTEINE-SET

R RUNDFUNK

Klassierung:

00 KEIN DIAGNOSEBAUM VORHANDEN STG STEREOG., TUNER, VERST., STEUERG

IFW-FehlerGru.: 205 RDF., VERST., TB., PHONO, CD, CB

Type/Privileg/Universum.Nr VTC-CD4096

Beschreibung VK-Preis: 1498.00

Serviceart:

01 PROFECTIS

Garantie fuer Kunden 12 Monate

Sondervereinbarungen: 0 SIEHE SERVICEART

Garantiereparatur

0004063 PROFECTIS GMBH

Sondervereinbarungen:

0 SIEHE SERVICEART

Seite

Erst 994 HAUPTKATALOG H/W 99 Letzt 000 NOCH IM AKTUELLEN KATALOG


0000

Geraete Info:

Fehler:

1 DIVERSE FEHLER


DIVERSE FEHLER: SIEHE FEHLERBESCHREIBUNG DER ANLAGEN QBNR:036765 BZW. 038035



MEASUREMENTS AND ADJUSTMENTS

1. TUNING FREQUENCY RANGE ADJUSTMENTS

(FM, AM) DC VOLTMETER · · · · · · · · CONNECT TO TEST POINT TP01 and GND




No	Band	Frequency	Adjust for	Adjustment
1	FM	87.50MHz	1.5V	L7
2	AM	522KHz	1V	L202

2. AM TRACKING ADJUSTMENT


Signal Generator · · · · · · Connects to the AM Ant. Coil through the loop antenna. Adjust for the indication of VTVM of the wave form of scope to be maximum.

BAND	Step	Frequency	Adjust for	Adjustement
	1	612KHz	Maximum sensitivity	L201, T201
AM	2	1503KHz	Maximum sensitivity	CT21
	3		Repeat steps 1 and 2 several times	



3. FM-RF ADJUSTMENT

Signal Generator $\cdot\cdot\cdot\cdot$ Connect to FM ANT JACK (FM IN) through the dummy.




No	Frequency	Adjust for	Adjustment
1	90.10MHz	Maximum Sensitivity	L2, L5, L6
2	Repeat step	1 several times	

4. FM MONO DISTORTION ADJUSTMENT


DC VOLT METER · · · · · · · Connect to TP11(-), TP12(+) Through the choke coll (100µH) Signal Generator · · · · · Connect to FM ANT Jack (FM IN) through the dummy.

Distortion Meter · · · · · · · Connect to the output.



No	Frequency	Adjust for	Adjustment
1	100.10MHz	DC Voltmeter 0V	T101
2	100.10MHz	Minimum T. H. D	T102
3	Repeat steps	1 and 2 Several time	s.

5. FM STEREO SEPARATION



Pilot signal	Adjust for	Adjustment
ON	Different of R and L must be maximum	VR31

NOTE: In case of adjusting the stereo separation, of input is L (or R) channel, R (or L) channel must be maximum.


6. FM/AM AUTO STOP LEVEL ADJUSTMENT


FM SIGNAL GENERATOR · · · · · · Connec to FM ANT Jack(FM IN)through the dummy

BAND	STEP	SIGNAL GENERATOR	Adjust for	Adjustment
FM	1	100.1MHz 35dB	TUNED Display OFF	VR11
	2	100.1MHz 35dB	TUNED Display ON	VR11
AM	1	999KHz 80dB	TUNED Display OFF	VR21
	2	999KHz 80dB	TUNED Display ON	VR21

7. FM RDS ADJUSTMENT [EUR]

FM Signal Generator(RDS IN) · · · · · · Connect to FM ANT Jack(FM IN) through the dummy Oscilloscope · · · · · Connect to TP81(+) GND(-)





(A-B), (D-E): RDS OFF position.

B-**D** : RDS ON position.


(indicator lighting)


: Adjust point of RDS circuit.

(TP81: 1.0~1.2V)


IC FUNCTION

PIN No.	SYMBOL	IN/OUT	DESCRIPTION
1	REMOT IN	1	REMOTE CONTROL INPUT
2	VCC	1	VDD CONNECTION
3	BACK UP/ CE	i	BACK UP MODE CONTROL
4, 94	TUNING UP / DOWN	l	TUNING UP TUNING DOWN HIGH LOW
5	TUNED	ı	TUNED DISPLAY INPUT
6, 7, 9, 10	N.C		NO CONNECTION
11	RDS DATA	ı	RDS DATA INPUT
8, 12~14	AREA OPTION	1	12, GROUND (EUROPE)
15, 20	N.C		NO CONNECTION
16~19	KEY IN	1	KEY MATRIX INPUT .
21~23	KEY OUT	0	KEY MATRIX OUTPUT
24	N.C		NO CONNECTION
25	POWER	0	TUNER POWER ON
26	MUTE	0	MUTE OUTPUT
. 27	MONO/STEREO	0	MONO/STEREO SWITCHING OUTPUT
28~37	N.C		NO CONNECTIN
38	RESET	1	RESET IN
39	EXTAL	0	8.0MHz CRYSTAL U-COM OPERATOR
40	XTAL	1	8.51MH2 CRTSTAE O-COM OFENATOR
41	VSS		GROUND
42	TX	ı	32.768KHz CRYSTAL TIME OPERATOR
43	TEX	0	32.700KHZ GRTSTAL TIME OF ENATOR
44, 45	N.C		NO CONNECTION
46	AVREF		+4.8V VDD
47	AVSS		ANALOG GROUND
48~70	S0~S22	0 .	FIP SEGMENT OUTPUT
71~74	N.C		NO CONNECTION
75~87	G13~G0	0	FIP GRIDE OUTPUT
• 88	VFIP	1	FIP VDD : -30V
89, 90	VDD	. 1	+4.8V VDD
91	VSS	·	GROUND
92, 93	N.C		NO CONNECTION
95	STEREO	ı	STEREO INPUT
96	PLL-CK	0	PLL SERIAL CLOCK OUTPUT
97	· PLL-DI	0	PLL SERIAL DATA OUTPUT
98	PLL-CE	0	PLL SERIAL CHIP ENABLE OUTPUT
99	REMOTE OUT	0	REMOTE CONTROL OUTPUT
100	RES CK	1	RDS CLOCK INPUT







LA1266 FM IF & AM RF/IF




LA3410 MPX



WIRING DIAGRAM




MECHANISM



IC PIN FUNCTION (ANAM 1286M : NEC uPD 78P 0208GF)

PIN No.	N No. SYMBOL		DESCRIPTION
1	VDD		POWER SUPPLY (+5V)
2	PWR ON H	0	WHEN "POWER ON" IS "H"
3~7	FUNC. INDICATOR	0	FUNCTION LED DRIVE OUTPUT
8	SURR ON/OFF	0	WHEN "SURROUND ON" IS "H"
9	POWER MUTE	0	HEADPHONE MUTE CONTROL OUTPUT
10	RESET	1	SYSTEM RESET INPUT
11,12	X OUT/IN	0/I	4.19MHz CRYSTAL CONNECTION TERMINAL
13	GND		GROUND
14	N/C		
15	PROTECT IN	ı	INPUT FROM PROTECTION CIRCUIT
16	VDD	<u> </u>	POWER SUPPLY (+5V)
17	STB	0	
17	CLK	0	IC11 (NJU7312L) CONTROL OUTPUT
19	DATA	0	7
20	STB	0	
20	CLK	0	IC21 (LA2786), IC22 (LV1015) CONTROL OUTPUT
22	DATA	0	1
23	CENTER MUTE	0	CENTER CHANNEL MUTE CONTROL OUTPUT
23	REAR MUTE	0	WHEN "SURROUND ON" IS "H"
25	GND	1	GROUND
26	AMP MUTE	0	SIGNAL MUTE CONTROL OUTPUT
26	POWER MUTE	0	SPEAKER CONTROL OUTPUT
28	-20dB MUTE	. 0	-20dB MUTE CONTROL OUTPUT
29,30	AC/BD	0	IC61 (BA7626) CONTROL OUTPUT
31	OPTION	1	V-4096 OPTION PORT
32,33	NC NC	T	
32,33	VDD		POWER SUPPLY (+5V)
35	VREF	. 1	REFERENCE VOLTAGE .
35	BUS IN	1	SYSTEM CONTROL INPUT
37,42	MODE	 	REAR/CENTER/DELAY TIME UP/DN CONTROL INPUT
37,42	FUNCTION	+	FUNCTION SW UP/DN CONTROL INPUT
38,43	REMOTE IN	+ ;	REMOTE CONTROL INPUT TERMINAL
40	GND	_	GROUND
40	BUS OUT	0	SYSTEM CONTROL OUTPUT
	VR UP/DOWN	0	MASTER VOL. UP/DN CONTROL OUTPUT
44,45	VR UP/DOWN VDD	+	POWER SUPPLY (+5V)
46	FIP	0	
47~51		0/1	KEY MATRIX INPUT/OUTPUT
52~56	KEY IN/OUT	0/1	GROUND
57~62	FIP	0	5555
63~67	FIP		SEGMENT
68~78		0	SEGMENT NEGATIVE POWER SUPPLY
79	V LOAD	0	NEGATIVE POWER SUPPLY SEGMENT
80~90		0	SEGMENT
91~100	FIP	0	GRID



IC PIN FUNCTION

CXD2529Q (Digital Signal Processor)


NO.	SYMBOL	1/	'O ·	DESCRIPTION
1	VDD	-	_	Power supply(+5V).
.2	Vss	_	_	GND.
3	LMUT	0	1,0	Left-channel zero detection flag.
4	RMUT	0	1,0	Right-channel zero detection flag.
5	TES2	0	1,0	TEST output pin; normally open.
		_		Master clock frequency-divider output. Selects and outputs XTAI×1,×1/2,
6	CKOUT	0	1,0	\times 1/4 or low only.
7	SQCK	1		SQSO readout clock input.
8	SQSO	0	1,0	Sub Q 80-bit serial output.
9	SENS	0	1,0	SENS output to CPU.
10	DATA	1		Serial data input from CPU.
11	XLAT	1		Latch input from CPU. Serial data is latched at the falling edge.
12	CLOK			Serial data transfer clock input from CPU.
13	SEIN	i		SENS input from SSP.
14	CNIN	1		Track jump count signal input.
15	DATO	0	1,0	Serial data output to SSP.
16	XLTO	Ö	1,0	Serial data latch output to SSP. Latched at the falling edge.
17	CLKO	Ō	1,0	Serial data transfer clock output to SSP.
18	SPOA	ı	.,,	Microcomputer extended interface (input A).
19	SPOB	i		Microcomputer extended interface (input B).
20	SPOC	i		Microcomputer extended interface (input C).
21	SPOD	i		Microcomputer extended interface (input D).
22	XLON	o O	1,0	Microcomputer extended interface (output).
	XLOI!	Ŭ	1,0	Focus OK input.
23	FOK	1		Used for SENS output and the servo auto sequencer.
24	VDD	_	_	Power supply (+5V).
25	Vss	_	_	GND.
26	MON	0	1,0	Spindle motor on/off control output.
27	MDP	Ö	1,Z,0	Spindle motor servo control.
28	MDS	Ö	1,Z,0	Spindle motor servo control.
20	WIDO	O	1,2,0	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal.
29	LOCK	0	1,0	If GFS is low eight consecutive samples, this pin outputs low.
30	PWMI	1		Spindle motor external control input.
31	TES0	i		TEST pin; normally GND.
32	TES1			TEST pin; normally GND.
33	VPCO2	Ö	1,Z,0	Wide-band EFM PLL charge pump output. Turned on/off by FCSW of address E.
34	VPCO1	Ö	1,Z,0	Charge pump output for the wide-band EFM PLL.
35	VCKI	ī	1,2,0	VCO2 oscillation input for the wide-band EFM PLL.
36	V16M	Ö	1,0	VCO2 oscillation output for the wide-band EFM PLL.
37	VCTL	I	1,0	VCO2 control voltage input for the wide-band EFM PLL.
38	PCO	0	1,Z,0	Master PLL charge pump output.
39	FILO	ı	Analog	Master PLL (slave=digital PLL) filter output.
40	FILI	1	Analog	Master PLL (slave=digital PLL) litter output.
	AVss	-		Analog GND.
41		1		Master VCO control voltage input.
42	CLTV	-	_	The second secon
43	AVDD	-		Analog power supply (+5V).
44	RF	1		EFM signal input.
45	BIAS	1		Constant current input of the asymmetry circuit.
46	ASYI		1.0	Asymmetry comparator voltage input.
47	ASYO	0	1,0	EFM full-swing output (low=Vss, high=VDD)
48	ASYE	1	1.0	Low: asymmetry circuit off; high: asymmetry circuit on.
49	WDCK	0	1,0	D/A interface. Word clock = 2fs. D/A interface. LB clock output f = fe
50	LRCK	0	1,0	D/A interface. LR clock output f = fs. LR clock input.
51	LRCKI			Lit Glock Illhut.

NO.	SYMBOL	I/C)	DESCRIPTION
52	PCMD	0	1,0	D/A interface. Serial data output (two's complement, MSB first)
53	PCMDI	1		D/A interface. Serial data input (two's complement, MSB first)
54	BCK	0	1,0	D/A interface. Bit clock output.
55	BCKI	1		D/A interface. Bit clock input.
56	Vss		_	GND.
57	VDD	_		Power supply(+5V).
58	GTOP	0	1,0	GTOP output.
59	XUGF	0	1,0	XUGF output.
60	XPCK	0	1,0	XPLCK output.
61	GFS	0	1,0	GFS output.
62	RFCK	0	1,0	RFCK output.
63	C2PO	0	1,0	C2PO output.
64	XROF	0	1,0	XRAOF output.
65	MNT3	0	1,0	MNT3 output.
66	MNT1	0	1,0	MNT1 output.
67	MNT0	0	1,0	MNT0 output.
68	XTSL	. 1		Crystal selector input. Low: 16.9344MHz; high: 33.8688MHz.
69	FSTT	0	1,0	2/3 frequency-divider output for pins 89 and 90.
70	C4M	0	1,0	4.2336MHz output. 1/4 frequency-divided VCKI output in CAV-W mode.
71	DOUT	0	1,0	Digital Out output.
1				Outputs a high signal when the playback disc has emphasis, and a low signal
72	EMPH	О	1,0	when there is no emphasis.
				Inputs a high signal when de-emphasis is on, and a low signal when
73	EMPHI	1		de-emphasis is off.
74	WFCK	0	1,0	WFCK output.
75	SCOR	0	1,0	Outputs a high signal when either subcode sync S0 or S1 is detected.
76	SBSO	O	1,0	Sub P to W serial output.
77	EXCK	i i	.,-	SBSO readout clock input.
78	Vss	_	_	GND.
79	VDD	_	-	Power supply (+5V).
80	SYSM	1		Mute input. Active when high.
81	NC			The second secon
82	AVss		_	Analog GND.
83	AVDD	-	_	Analog power supply(+5V).
84	AOUT1	0		Left-channel analog output.
85	AIN1	1		Left-channel operational amplifier input.
86	LOUT1	0		Left-channel LINE output.
87	AVss	_	_	Analog GND.
88	XVDD			Power supply for master clock.
89	XTAI	1		Crystal oscillation circuit input. Input the external master clock via this pin.
90	XTAO	0		Crystal oscillation circuit output.
91	XVss	:		GND for master clock.
92	AVss			Analog GND.
93	LOUT2	0		Right-channel LINE output.
94	AIN2	<u>-</u>		Right-channel operational amplifier input.
95	AOUT2	. 0		Right-channel analog output.
96	AVDD		··· · -	Analog power supply(+5V).
97	AVSS		· <u> </u>	Analog GND.
98	NC	· · · · · · · · · · · · · · · · · · ·		
99	NC	:		
				System reset. Reset when low.
100	VUOI			Cystom reset mest when low.

Notes) • PCMD is an MSB first, two's complement output.
• GTOP is used to monitor the frame sync protection status. (High: sync protection window released)
• XUGF is the negative pulse for the frame sync derived from the EFM signal. It is the signal before sync protection tion.


XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge of XPLCK and the EFM signal transition point coincide.
GFS goes high when the frame sync and the insertion protection timing match.
RFCK is derived with the crystal accuracy. This signal has a cycle of 136μs (during normal-speed).

C2PO represents the data error status.
XRAOF is generated when the 16K RAM exceeds the ±4F jitter margin.



CXA1992BR (RF AMP+Servo signal processor)


NO.	SYMBOL	I/O	DESCRIPTION
1	FEO	0	Focus error amplifier output. Connected internally to the window comparator input for bias adjustment.
2	FEI	1	Focus error input.
3	FDFCT	i	Capacitor connection pin for defect time constant.
4	FGD	1	Ground this pin through a capacitor for cutting the focus servo high-frequency gain.
5	FLB	i	External time constant setting pin for boosting the focus servo low-frequency.
6	FE-O	0	Focus drive output.
13	TA-O	O	Tracking drive output.
16	SL-O	Ö	Sled drive output.
7	FE-M	ī	Focus amplifier inverted input.
8	SRCH	i	External time constant setting pin for generating focus search waveform.
9	TGU	1	External time constant setting pin for switching tracking high-frequency gain.
10	TG2	i	External time constant setting pin for switching tracking high-frequency gain.
11	FSET	ı	Peak frequency setting pin for focus and tracking phase compensation amplifier.
12	TA-M	1	Tracking amplifier inverted input.
14	SL-P	1	Sled amplifier non-inverted input.
15	SL-M	1	Sled amplifier inverted input.
	• •	1	Connect an external capacitance to set the current which determines the Focus
17	ISET	1	search, Track jump, and Sled kick heights.
18	Vcc	1	Positive power supply.
19	LOCK	1	The sled overrun prevention circuit operates when this pin is low.(no pull-up resistance)
20	CLK	ı	Serial data transfer clock input from CPU. (no-pull-up resistance)
21	DATA	1	Serial data input from CPU.(no pull-up resistance)
22	XLT	1	Latch input from CPU.(no pull-up resistance)
23	XRST	1	Reset input; resets at Low.(no pull-up resistance)
24	C. OUT	0	Track number count signal output.
		0	Outputs FZC, DFCT1, TZC, BALH, TGH, FOH, ATSC, and others according to the
25	SENS1	0	command from CPU.
26	SENS2	0	Outputs DFCT2,MIRR,BALL,TGL,FOL, and others according to the command from the CPU.
27	FOK	0	Focus OK comparator output.
28	CC2	1	Input for the defect bottom hold output with capacitance coupled.
29	CC1	0	Defect bottom hold output. Connected internally to the interruption comparator input.
30	СВ	1	Connection pin for defect bottom hold capacitor.
31	CP	ı	Connection pin for MIRR hold capacitor. MIRR comparator non-inverted input.
32	RF-I	1	Input for the RF summing amplifier output with capacitance coupled.
33	RF-O	0	RF summing amplifier output. Eyepattern check point.
34	RF-M	ı	RF summing amplifier inverted input. The RF amplifier gain is determined by the
34		'	resistance connected between this pin and RFO pin.
35	RFTC	1	External time constant setting pin durring RF level control.
36	LD	0	APC amplifier output.
37	PD	1	APC amplifier input.
38	PD1	1	REI-V amplifier inverted input.
39	PD2	1	Connect these pins to the photo diode A+C and B+D pins.
40	FE-BIAS	l ,	Bias adjustment of focus error amplifier. Leave this pin open for automatic adjustment.
41	F	1	FI-V and EI-V amplifier inverted input.
42	E	. 1	Connect these pins to photo diode F and E.
43	El	-	I-V amplifier E gain adjustment. (When not using automatic balance adjustment)
44	VEE		Negative power supply.
45	TEO	0	Tracking error amplifier output. E-F signal is output.
46	LPFI	!	Comparator input for balance adjustment. (input from TEO through LPF)
47	TEI	!	Tracking error input.
48	TDFCT	!	Capacitor connection pin for defect time constant.
49	ATSC		Window comparator input for ATSC detection. Tracking zero-cross comparator input.
50	TZC		(Vice Vice)/2 direct voltage output
51	VC	0	Focus zero-cross comparator input.
52	FZC		i ocus zaro-cross comparator input.



SM5841AP (Digital filter)

NO.	SYMBOL	I/O	DESCRIPTION
1	CKLS	IP	Oscillator and input frequency select. 384fs when HIGH, and 256fs when LOW.
2	XTI	1	Oscillator input connection.
3	XTO	0	Oscillator output connection.
4	CKO	0	Oscillator output clock (same frequency as XTI).
5	VSS	distance.	Ground
6	MDT	IP	Digital attenuator and mode set data .
7	MCK	IP	Digital attenuator and mode set clock.
8	MLE	IP	Digital attenuator and mode set latch enable.
9	RST	IP	System Reset.
10	DG	0	8fs left/right simultaneous of 4fs left/right alternating de-glitched output.
11	DOR	0	Right-channel data output when in 8fs L/R simultaneous mode, and L/R clock output in 4fs L/R alternating mode.
12	DOL	0	Left-channel data output when in 8fs L/R simultaneous mode, and Left/Right channel data output in L/R alternating mode.
13	WCKO	0	Output word clock.
14	VDD		5V supply.
15	ВСКО	0	Output bit clock.
16	LRCI	IP	Input data sample rate (fs) clock.
17	ВСКІ	IP	Input bit clock.
18	DIN	ΙP	Data input.


BLOCK DIAGRAM



KA9258D (Motor Driver)

NO.	SYMBOL I/		DESCRIPTION		
1	DO1.1	0	DRIVE OUTPUT	-	
.	DO1.2	0	DRIVE OUTPUT		
3	DI1.1		DRIVE INPUT		
4	DI1.2		DRIVE INPUT		gage on the company to the control of the control o
5	REG		REGULATOR		
6	REO	0	REGULATOR OUTPUT		
7	MUTE		MUTE		and the state of t
8	GND1		GROUND	A T I SECURE OFFICE OFFI IN THE SECURE OFFI IN THE SECURE OFFI IN THE SECURE OF INT SECURE OF IN THE SECURE OF IN THE SECURE OF IN THE SECURE	enter and the second
9	DI2.1		DRIVE INPUT	, and appropriate and a construction of the control of	
10	DI2.2		DRIVE INPUT	gray arrange de agent, mais arrangement territorio	
11	DO2.1	0	DRIVE OUTPUT	The state of the second	
12	DO2.2	0	DRIVE OUTPUT	a constant and supply any department of the state of the	
13	GND2	_	GROUND		
14	OPOUT	0	OPAMP OUTPUT		
15	OPIN (-)	1	OPAMP INPUT(-)		
16	OPIN (+)	ı	OPAMP INPUT(+)		
17	DO3.1	0	DRIVE OUTPUT		
18	DO3.2	0	DRIVE OUTPUT		
19	DI3.1	1	DRIVE INPUT		
20	DI3.2	1	DRIVE INPUT		
21	VCC1	_	SUPPLY VOLTAGE		
22	VCC2	_	SUPPLY VOLTAGE		
23	VREF	_	2.5V BIAS VOLTAGE		
24	DI4.1	1	DRIVE INPUT		
25	D14.2	1	DRIVE INPUT		
26	DO4.1	0	DRIVE OUTPUT		
27	DO4.2	0	DRIVE OUTPUT		
28	GND3	· -	GROUND		


BLOCK DIAGRAM



KA9258D (Motor Driver)

NO.	SYMBOL I/O		DESCRIPTION	
1	DO1.1	0	DRIVE OUTPUT	
2	DO1.2	0	DRIVE OUTPUT	
3	DI1.1	1	DRIVE INPUT	
4	DI1.2	1	DRIVE INPUT	
5	REG	_	REGULATOR	
6	REO	0	REGULATOR OUTPUT	
7	MUTE	_	MUTE	
8	GND1	_	GROUND	
9	DI2.1	l	DRIVE INPUT	
10	DI2.2	<u> </u>	DRIVE INPUT	
11	DO2.1	0	DRIVE OUTPUT	
12	DO2.2	0	DRIVE OUTPUT	
13	GND2	-	GROUND	
14	OPOUT	0	OPAMP OUTPUT	
15	OPIN (-)	1	OPAMP INPUT(-)	
16	OPIN (+)	l	OPAMP INPUT(+)	
17	DO3.1	0	DRIVE OUTPUT	
18	DO3.2	Ο	DRIVE OUTPUT	
19	DI3.1	. 1	DRIVE INPUT	
20	DI3.2	1	DRIVE INPUT	
21	VCC1	_	SUPPLY VOLTAGE	
22	VCC2		SUPPLY VOLTAGE	
23	VREF	-	2.5V BIAS VOLTAGE	
24	DI4.1	. 1	DRIVE INPUT	
25	DI4.2	1.	DRIVE INPUT	
26	DO4.1	0	DRIVE OUTPUT	
27	DO4.2	Ο	DRIVE OUTPUT	
. 28	GND3	-	GROUND	

BLOCK DIAGRAM



SERVICE MANUAL

IC70 BVIANAM1232C (μ-COM, TMP87PM78F)

NO.	SYMBOL	I/O	DESCRIPTION	
1	VDD	-	+5V POWER SUPPLY PIN	
2	F_MOTOR	0	MESHANISM OPEN CONTROL OUTPUT PIN	
3	R_MOTOR	0	MESHANISM CLOSE CONTROL OUTPUT PIN	
4	/MLE	0	DIGITAL ATTENUATOR AND MODE SET LATCH ENABLE	
5	MCK	0	DIGITAL ATTENUATOR AND MODE SET CLOCK	
6	MDT	0	DIGITAL ATTENUATOR AND MODE SET DATA	
7	REMO SEL	1	REMOTE SELECTOR SWITCH CHECK PIN	
8	TEST	1	OPTION(HIGH=AKAI)	
9	NC	-		
10	SQCK	0	SUBCODE-Q DATA CLOCK OUTPUT PIN	
11	SQSO	1	SUBCODE-Q DATA SERIAL INPUT PIN	
12	NC	-		
13	SCOR	+	SUBCODE SYNC SIGNAL (S0+S1) INPUT PIN	
14	OP/SW	$\pm i$	OPEN SWITCH CHECK INPUT PIN	
15	CL/SW		CLOSE SWITCH CHECK INPUT PIN	
16	JOG B	+ :	SKIP DIAL CONTROL PIN	
17	JOG A	 -	SKIP DIAL CONTROL PIN	
	NC,		OKI DIKE CONTINCE I W	
18~21	GND	-	GROUND	
22	AGND		GROUND	
23	VREF		+5V POWER SUPPLY PIN	
24	VDD	+	+5V POWER SUPPLY PIN	
25	NC	+	TSV TOVVER COTTETT IIV	
26		-	GROUND	
27	GND		GROOND	
28, 29	NC	-	CROUND	
30	GND	-	GROUND SYSTEM CLOCK OSCILLATION CRYSTAL INTERFACE INPUT PIN	
31	XIN	1	SYSTEM CLOCK OSCILLATION CRYSTAL INTERFACE OUTPUT PIN	
32	XOUT	0	SYSTEM RESET PIN	
33	RESET		REMOCON DATA INPUT PIN	
34	RE_IN			
35	BUS_IN	1	REMOCON DATA CUTPUT PIN	
36	BUS_OUT	<u> </u>	REMOCON DATA OUTPUT PIN	
37 .	SENS2	 	SSP STATUS INPUT PIN	
38	SENS		DSP STATUS INPUT PIN	
39	COUT		TRACK COUNT INPUT PIN	
40	MUTE	0	AUDIO MUTE OUTPUT PIN	
41	CLOCK	0	CLOCK OUTPUT PIN	
42 ·	XLAT	0	LATCH OUTPUT PIN	
43	DATA	0	DATA OUTPUT PIN	
44	F.OK		FOCUS OK INPUT PIN	
45	GFS		FRAME SYNC STAUS INPUT PIN	
46	DSP RESET	0	SYSTEM RESET FROM DSP OUTPUT PIN	
47	POWER	0	SYSTME POWER ON/OFF OUTPUT PIN	
48	FLT POWER	0	FIP FILAMENT POWER ON, OFF OUTPUT PIN	

NO.	SYMBOL	I/O	DESCRIPTION
49	NC	-	
50	-30V	-	FIP VOLTAGE SUPPLY PIN
51	LED	0	STANBY LED ON/OFF OUTPUT PIN
52	LED	0	TIME EDIT LED ON/OFF OUTPUT PIN
53	LED	0	JUST EDIT LED ON/OFF OUTPUT PIN
54	LED	0	MANUAL FADE LED ON/OFF OUTPUT PIN
55	LED	0	AUTO SPACE LED ON/OFF OUTPUT PIN
56~58	NC	-	
59	KS_1	0	KEY SCAN OUTPUT PIN
60	KS_2	0	KEY SCAN OUTPUT PIN
61	KS_3	0	KEY SCAN OUTPUT PIN
62	KS_4	0	KEY SCAN OUTPUT PIN
63	KS_5	0	KEY SCAN OUTPUT PIN
64	KS_6	0	KEY SCAN OUTPUT PIN (NOT USED)
65	KS_7	0	KEY SCAN OUTPUT PIN (NOT USED)
66	KS_8	0	KEY SCAN OUTPUT PIN (NOT USED)
67		0	FIP SEGEMENT SIGNAL OUTPUT PIN
	P2	0	FIP SEGEMENT SIGNAL OUTPUT PIN
68	P3	0	FIP SEGEMENT SIGNAL OUTPUT PIN
69	P3	0.	FIP SEGEMENT SIGNAL OUTPUT PIN
70	P5	0.	FIP SEGEMENT SIGNAL OUTPUT PIN
71			FIP SEGEMENT SIGNAL OUTPUT PIN
72	P6	0	FIP SEGEMENT SIGNAL OUTPUT PIN
73	P7	0	FIP SEGEMENT SIGNAL OUTPUT PIN
74	P8	0	
75	P9	, 0	FIP SEGEMENT SIGNAL OUTPUT PIN
76	P10	0	FIP SEGEMENT SIGNAL OUTPUT PIN
77	P11	0	FIP SEGEMENT SIGNAL OUTPUT PIN
78	P12	0	FIP SEGEMENT SIGNAL OUTPUT PIN
79	P13	0	FIP SEGEMENT SIGNAL OUTPUT PIN
80	P14	0	FIP SEGEMENT SIGNAL OUTPUT PIN
81	P15	0	FIP SEGEMENT SIGNAL OUTPUT PIN
82	P16	0	FIP SEGEMENT SIGNAL OUTPUT PIN
83	1G	0	FIP TIMING SIGNAL OUTPUT PIN
84	2G	0	FIP TIMING SIGNAL OUTPUT PIN
85	3G	0	FIP TIMING SIGNAL OUTPUT PIN
86	4G	0	FIP TIMING SIGNAL OUTPUT PIN
87	5G	0	FIP TIMING SIGNAL OUTPUT PIN
88	6G	0	FIP TIMING SIGNAL OUTPUT PIN
89	7G	0	FIP TIMING SIGNAL OUTPUT PIN
90	8G	0	FIP TIMING SIGNAL OUTPUT PIN
91~94	GND	ı	GROUND
95	KI_4	I	KEY SCAN INPUT PIN
96	KI_3	. 1	KEY SCAN INPUT PIN
97	KI_2	T	KEY SCAN INPUT PIN
98	KI_1		KEY SCAN INPUT PIN
99	P17	0	FIP SEGMENT SIGNAL OUTPUT PIN
100	NC	-	

MEASUREMENT AND ADJUSTMENT METHODS

Measurement condition

- · Dolby NR position: OFF
- · Make sure heads are clean
- · Make sure capstan and pressure roller are clean.

MEASURING INSTRUMENTS

- · EVM (Electronic Voltmeter)
- Oscilloscope
- · Frequency counter
- AF Oscillator
- DC Voltmeter
- · ATT (Attenuator)
- Resistor (600Ω)

Test tape


- · Head azimuth (10KHz, -10dB): MTT-114N
- · Tape speed(3KHz, -10dB): MTT-111N
- Playback frequency response MTT-257H (125KHz, 1KHz, 10KHz, -10dB)
- · Playback gain: MTT-150
- Blank tape


Normal blank tape: MTT-5513 CrO₂ blank tape: MTT-5563

Metal blank tape: MTT-5572

HEAD AZIMUTH ADJUSTMENT

- 1. Test equipment connections are shown in fig. 1.
- Playback the head Azimuth test tape and regulate the angle adjust screw so that the outputs of L-ch and R-ch are maximized. (When the adjusting positions are different with L-ch and R-ch, find a position where the outputs of L-ch and R-ch are balanced and then make the adjustment.)
- 3. At the same time, obtain a lissajous waveform and eliminate phase deflection.
- After the adjustment, apply screw lock to the angle adjusting value.






TAPE SPEED ADJUSTMENT


- 1. Test equipment connections are shown in fig. 2.
- 2. Playback the middle part of the test tape.


Adjustment point	VR84
Standard Value	3,000Hz ± 30Hz



PLAYBACK GAIN ADJUSTMENT

- 1. Test equipment connections are shown in fig. 3.
- 2. Playback the playback gain test tape. (MTT-150).
- 3. Adjust playback gain.







(FIG. 3)

PLAYBACK FREQUENCY RESPONSE

- 1. Testequipment connections are shown in fig. 4.
- 2. Playback the playback frequency response test tape.
- 3. Check that the frequency response is within the range shown in Fig. 5 for both L-ch and R-ch.




(FIG. 4)



(FIG. 5)


BIAS FREQUENCY ADJUSTMENT

- 1. Test equipment connections are shown in fig. 6.
- 2. Load a CrO₂ blank test tape.
- 3. Press the record and pause button.
- 4. Adjust T501 for 105KHz frequency counter reading.




OVERALL GAIN ADJUSTMENT


- 1. Test equipment connections are shown in fig. 7.
- 2. Insert the normal reference blank tape.
- 3. Place UNIT into recorde mode.
- 4. Supply a 1KHz signal through ATT (-10dB) from AF oscillator to line in.
- 5. Adjust ATT until monitor level at TP31 (L-ch) or TP32 (R-ch) becomes 180mV.
- Playback recorded tape and make sure that the output level at TP31 (L-ch) or TP32 (R-ch) becomes 180mV.
- 7. If measured value is not 180mV, adjust it by using VR31 (L-CH) or VR32 (R-CH).
- 8. Repeat from step (2).



OVERALL FREQUENCY RESPONSE


- 1. Set a normal blank tape (MTT-5513) and record by apply signal (100Hz, 1KHz, 10KHz) through ATT-from AF oscillator to line in (Line out Level : 33mV).
- 2. Playback the signal recorded in step 1, and check that the level of each output frequency in within the range shown in fig. 8 in comparison with the reference frequency (1KHz).
- 3. If it is not within the standard range adjust the bias current by using VR51 (L-CH) or VR52 (R-CH) so that the frequency level is within the standard.
- Level up in high frequency range ... Increase the bias current.
- Level down in high frequency range ... Decrease the bias
- 4. After that, increase the signal recorded on CrO₂ blank tape (MTT-5563) and metal blank tape (MTT-5572) up to 12KHz and adjust in the same way as mentioned above and check that the frequency level is within the range shown in Fig. 8.





(FIG. 8)


ADJUSTMENT POINT




μ-COM IC (ANAM1265D)(UPD78042GF)

PIN No.	SYMBOL	DESCRIPTION		
3~7	SEG~SEG1	FIP digit select output for indication.		
8	VDD	+5V Power supply terminal of this IC.		
14~16	Key OUT	Key scan output.		
17	RESET	System reset pluse input.		
18~19	TIME	Timer control Mode.		
20	GND	To be grounded.		
21~24	Key IN	Key scan input.		
25	GND	To be grounded.		
27	Meter L-ch	A/D Convertor input for level meter indication.		
28	Meter-R-ch	A/D Convertor input for level meter indication.		
29	AVDD	+5V Power supply terminal of this IC.		
30	AVref	Reference voltage input terminal.		
31	GND	To be grounded.		
32	XT2	Open		
33	GND	To be grounded.		
34	. X1			
35	X2	Crystal element connecting terminal.		
36	Key Mute	Rec mute control Mode (H = ON)		
37	REC	REC control Mode (L = ON)		
38	LINE MUTE	Line mute control Mode (H = ON)		
40	Dolby C	Dolby C control Mode (L = ON)		
41	Dolby B	Dolby B control Mode (L = ON)		
42	LINE / PB	LINE / PB control Mode		
43	POWER	Power control Mode (H = ON)		
44	GND	To be grounded.		
45	T.P.S	T.P.S data input.		
46	Hall	Hall IC data input.		
47	Remocon IN	Remocon data input.		
48	GND	To be grounded.		
49	Remocon OUT	Remocon data output.		
50	Close Motor	Close loadind Motor control (H = ON)		
51	Open Motor	Open loading Motor control (H = ON)		
52	VDD	+5V power supply terminal of this IC.		
53	Close SW	Loading close detector sw input (L = ON).		
54	Open SW	Loading open detector sw input (L = ON).		
55	Rec (R) SW	Rec (Reverse) SW detector input.		
56	Mode SW	Mode sw detector input.		
57	TAPE SW	TAPE sw detector input.		
58	Motor	Motor control output (H = ON)		
59	Solenoid	Solenoid control output (H = ON)		
60	Rec (F) SW	Rec (forward) sw detector input.		
61~70	SEG1~SEG10	FIP segment control output.		
71	V Load	(-24V) Negitive power supply input terminal for FIP blanking.		
72~77	SEG11~SEG16	FIP segment control output.		


M5220P (DUAL LOW-Noise Operational Amplifiers) (DUAL POWER SUPPLY TYPE)




HA12142NT (DOLBY B. C Noise Reduction System)




BA6209 (Reversible Motor Driver)




LA2000 (Audio Level Sensor)




PC1297 (DOLBY HX PRO SYSTEM)







BLOCK DIAGRAM




SCHEMATIC DIAGRAM







PRINTED DIRCUIR BOARDS R103 R107 C108 R261 CZ51 CZ51 CZ53 R252 C254 H H R250 3 8 Q212 R254 R258 R260 H L C256 R584 J284 D381 R387 P255 8 9211 R253 R257 R257 R259 C255 T R213 J175 R911 FILE SOLI CS07 CFM SEP ADJ) R329 R330 C501 -| -| G501 G502 R332 IC81 801923F MPX & AF AMP FU 5 2 ▲ POWER SUPPLY KUP11250-1 F701 L T 200mA L 250V R702 R703 R713 T7Ø1 (N) (N) kup11250-4 91 😚 2 🛦 O




BLOCK DIAGRAM



SCHEMATIC DIAGRAM






THE UNIT OF RESISTANCE IS DIM

E-1009 DALM-1009 KD-44


24 THE UNIT OF CAPACITANCE IS MICROFARAD (AF)

HE THIS SO-BUILTIC DIAGRAM MAY MODIFIED AT MAY TIME WITH THE





7


.




PRINTED DIRCUIR BOARDS









EXPLODED VIEW Q'TY PARTS-N0 NO. DESCRIPTION KGX2A254X SHEET, FUNCTION KKM1A076M7XK41 CASE, TOP KGU1A178 WINDOW KUS1A091 SPRING KKK1A014M7K41 COVER, BATTERY KHG2A152X RUBBER, FUNCTION KOP11166C REMOCON PCB ASS'Y KUS1A089 SPRING(L), COIL (3)KUS1A090 SPRING(R), COIL KKU1A064M7K41 1 CASE, BOTTOM KTS26+8G SCREW 300 000/ 100000 700000




WIRING DIAGRAM




BLOCK DIAGRAM




SCHEMATIC DIAGRAM




PRINTED DIRCUIR BOARDS





MECHANISM ASS'Y

KSM-2101ABM
Disassembly Drawing




MECHANISM ASS'Y (KSM-2101ABM)

REF. NO.	PARTS NO.	DESCRIPTION	REMARKS
2- 1	2-626-908-01	SLED SHAFT (S)	
2- 2	2-625-538-01	INSULATOR (S)	
2- 3	2-641-386-01	SCREW (2X5), TAPPING (S)	·
2- 4	2-625-625-01	REINFORCEMENT(S)	
2- 5	2-625-465-01	SPRING (S), COMPRESSION	
2- 6	2-625-477-01	RING (LO)(S),CENTER	
2- 7	8-848-127-31	PIKU UP	
2-8	2-625-462-02	GEAR (A)(S)	
2-9	X-2625-133-2	CHASSIS ASSY (MB), TT	
2-10	X-2625-132-1	GEAR ASSY (MB), MOTOR	
2-11	1-639-678-13	MOTOR PCB (6P)(S)	-
2-12	1-572-085-12	SWITCH, LEAF	
2-13	1-564-722-11	PIN, CONNECTOR 6P	
2-14	7-621-255-15	SCREW +P2X3	
2-15	2-626-081-01	GEAR (B)	

SERVICE MANUAL

KSL-2101 ABM
Disassembly Drawing




MECHANISM ASS'Y (KSM-2101ABM)


REF. NO	O. PARTS NO.	DESCRIPTION	REMARKS
1- 1	2-625-550-03	TRAY (S)	
1- 2		VACANT	
1- 3	2-625-544-02	GEAR COVER (S)	
1- 4	2-625-535-01	TRAY GEAR	
1-5	2-625-546-01	CHUCKING PLATE	
1- 6	2-626-294-01	+PTPWH 2.6*7	
1-7	2-625-537-01	YOKE (S), SHUCKING	
1-8	1-452-493-21	MAGNET	
1- 9	2-625-541-02	DAMPA	
1-10	2-625-548-02	CHUCKING PULLY	
1-11	X-2625-227-2	SUB CHASSIS ASSY (S)	
1-12	2-625-539-01	SPRING (S)	
1-13	2-625-730-01	SCREW	
1-14		VACANT	
1-15		VACANT	
1-16		VACANT	
1-17	2-625-552-07	AUTO SAD MAIN CHSSIS (S)	
1-18	3-319-501-51	SCREW + PTPWH 2.6X16	
1-19	2-625-547-03	DRIVER GEAR (S)	
1-20	2-625-545-04	CONTROL CAM (S)	
1-21	1-692-667-11	LEAF SW	
1-22	1-564-721-11	PIN, CONNECTOR 5P	
1-23	1-640-523-12	LOADING PWB (S)	
1-24	X-2625-117-1	MOTOR ASSY, LOADING	
1-26	2-625-536-02	LOADING PULLY	
1-28	2-625-279-01	SCREW +B2.6X2.5	

SERVICE MANUAL


EXPLODED VIEW



BLOCK DIAGRAM



SCHEMATIC DIAGRAM



PRINTED DIRCUIR BOARDS

